Inverted-type In 0:51 Al 0:49 As/In 0:53 Ga 0:47 As metal-oxide-semiconductor high-electron-mobility transistor grown by metal organic chemical vapor deposition on a Si substrate was demonstrated. 8 nm atomic-layer-deposited Al 2 O 3 was used as gate dielectric. N þþ InGaAs with an electron density of 4:5 Â 10 19 cm À3 was selectively regrown in the source/drain regions to reduce parasitic resistance while eliminating the conventional gate recess etching. 130-nm channel-length devices have exhibited a drain current up to 2.03 A/mm at V ds ¼ 0:6 V and an ultralow on-resistance of 163 m. An effective mobility of 2975 cm 2 V À1 s À1 was also extracted, indicating the high-quality epitaxial growth by metal organic chemical vapor deposition. # 2012 The Japan Society of Applied Physics S i complementary metal oxide semiconductor (CMOS) scaling is now in a new phase of ''power constrained scaling'' in which the power dissipation has hit a limit of 100 W/cm 2 . 1) In order to reduce power consumption while maintaining high-speed operation, high on-current at low supply voltage is required for future transistors. According to the International Technology Roadmap for Semiconductors (ITRS) 2010, 2) the saturation drain current should exceed 2 A/mm at V ds ¼ 0:6 V. Recently there has been much interest generated in the research of non-silicon electronic materials and novel devices for future high-speed and ultralow-power logic applications. High-mobility III-V fieldeffect transistors (FET) is a promising candidate and significant progress has been achieved. However, most of these devices were grown by molecular beam epitaxy (MBE) on InP substrates. InP substrate is not suitable for future VLSI application due to its high cost, small size and brittleness. Meanwhile, Si remains the workhorse in the IC industry and will continue to progress in its manufacturing technologies in the foreseeable future. To combine the superior carrier transport properties of III-V compounds with Si technologies, one straightforward wafer-level solution is III-V heteroepitaxy on Si substrate. [3] [4] [5] [6] Compared with MBE, metal organic chemical vapor deposition (MOCVD) is preferred for high-volume manufacturing. In this work, 130-nm channel-length InGaAs metal-oxide-semiconductor high-electron-mobility transistor (MOSHEMT) on Si substrate grown by MOCVD with significantly boosted on-state performance was demonstrated.
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It was reported in previous studies that source/drain (S/D) doping concentrations up to 10 20 cm À3 are required for high injection current without source starvation. 7, 8) However, the peak donor concentration in InGaAs S/D formed by conventional ion implantation was around 1 Â 10 19 cm
À3
due to the limited activation efficiency, 9) which made the access resistance of inversion-mode metal-oxide-semiconductor field-effect transistor (MOSFET) relatively large. InAlAs/InGaAs quantum-well FET is another attractive candidate because of its superior effective electron mobility and flexibility in band structure engineering. However, the conventional HEMT or MOSHEMT featuring a recessed gate may be difficult for VLSI application due to the large footprint and etching depth variation. One emerging alternative device design is to incorporate regrown S/D for ohmic contacts, thereby eliminating gate recess etching. In this work, selective source/drain regrowth by MOCVD was employed in the InAlAs/InGaAs MOSHEMT fabrication. simulation of the corresponding band structure and carrier distribution. Figure 1( 
cm
À3 was regrown in the exposed S/D regions by MOCVD at 600 C, using TEGa, TMIn, TBA, and SiH 4 as precursors. The growth rate was around 15 nm/min and (111) sidewall growth facets were observed. The SiO 2 growth mask was removed by BOE and mesa isolation was formed by wet etching down to the InAlAs buffer. The gate width was defined by the mesa width, which was designed to be 10 m but shrunk to 9.57 m due to the lateral etch undercut. After surface cleaning using HCl : H 2 O (1 : 10) for 2 min followed by (NH 4 ) 2 S passivation for 15 min, the sample was immediately loaded into an Oxford OpAL atomic layer deposition (ALD) system. In-situ trimethylaluminum (TMA) pretreatment was performed in the ALD chamber using ten cycles of TMA/Ar, i.e., 30 ms TMA pulse followed by 3 s Ar purge for one cycle. This in-situ TMA pretreatment was believed to be an effective passivation method to improve the gate dielectric/III-Vs interface. [10] [11] [12] [13] Then 8 nm of Al 2 O 3 was deposited on the sample at 300 C using TMA and water as precursors, followed by post deposition annealing (PDA) at 380 C for 30 min using H 2 in the ALD chamber. Source/drain contact holes were subsequently opened, and non-alloyed ohmic contacts were achieved by electron beam evaporation of Ni/Ge/Au/Ge/Ni/ Au and lift off process. Finally, Ti/Pt/Au gate metallization was realized. The cross-sectional view of the device after fabrication process is depicted in Fig. 1(a) . The fabricated device had a channel length of 130 nm, which was defined by the AFM measurement of the regrown source/drain separation after the gate oxide deposition, as illustrated in Fig. 1(d) .
The output and transfer characteristics of a 130-nm channel-length device are shown in Fig. 2 . The maximum drain current (I ds,max ) of 2.03 A/mm was obtained at V gs ¼ 2 V and V ds ¼ 0:6 V, and the peak extrinsic transconductance (G m,max ) of 744 mS/mm was achieved at V ds ¼ 0:5 V. The threshold voltage is determined to be À2:9 V, using linear extrapolation from I ds -V gs curve at V ds ¼ 50 mV. The gate leakage current was 6:17 Â 10 À7 A/mm at V gs ¼ 2 V and V ds ¼ 0:6 V, which was over six orders smaller than the I ds,max of 2.03 A/mm obtained at the same bias. An ultralow R on of 163 m was extracted from the I ds -V ds curve, which could be attributed to the raised S/D with high doping level.
To evaluate the quality of selective S/D regrowth, two transmission line matrix (TLM) patterns were designed as illustrated in Fig. 3 . The access resistance components, including the contact resistance (R 1 ) between the S/D metal and regrown InGaAs, series resistance (R 2 ) of the regrown InGaAs, and the regrowth interface resistance (R 3 ) caused by interfacial defects could be extracted by TLM measure- Table I gives a comparison of R on and I ds,max at a low supply voltage of V ds ¼ 0:5 V for the recently reported InGaAs MOSFETs. [14] [15] [16] [17] [18] [19] [20] Although the devices reported in this work were metamorphically grown on Si substrates, which inevitably have more dislocations in the active layers and rougher surface than lattice-matched ones on InP substrates, they still exhibit attractive current drivability and low R on . This reflects the high-quality growth of metamorphic devices lattice-matched to InP on Si substrates and selective InGaAs regrowth by MOCVD. Figure 4 shows the subthreshold characteristics of a 130-nm channel-length device. The subthreshold slope (SS) was 263 mV/dec at V ds ¼ 50 mV. Another device with longer channel length of 1 m exhibited a similar SS of 254 mV/dec at V ds ¼ 50 mV. The current SS and large gate bias swing are believed to be limited by the capacitance equivalent thickness (CET) arising from the thick Al 2 O 3 gate dielectric and InGaAs channel. More efforts are required to improve the gate electrostatic control over channel. Effective mobility ( eff ) was extracted as a function of carrier density using a combination of 1 MHz capacitance-voltage (C-V ) and I ds -V ds measurement. 21) Although the eff extracted from short-channel devices is usually underestimated when compared to that extracted from long-channel devices, a peak eff of 2975 cm 2 V À1 s À1 was still obtained for a 1.2 m gate-length InGaAs MOSHEMT as shown in Fig. 5 , indicating the high-quality epitaxial growth by MOCVD.
In summary, InAlAs/InGaAs MOSHEMTs on Si substrates grown by MOCVD have been demonstrated. Selective regrowth was incorporated to minimize the access resistance while eliminating gate recess etching. An I ds,max of 2.03 A/mm was achieved at V ds ¼ 0:6 V. Ultralow onresistance and contact resistance were obtained. Our results indicate that combining the InAlAs/InGaAs HEMT structure with source/drain regrowth is promising for high drive current operation at low supply voltage. 
